

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

Voltage	Description	Control Signal
PWR_SRC	19V AC ADAPTER OR BATTERY IN	
+5VALW	5.0V always on power rail	PWR_SRC
+3VALW	3.3V always on power rail	PWR_SRC
+5VSUS	5.0V power rail	SUS_ON
+3VSUS	3.3V power rail	SUS_ON
+1V0SUS	1.0V power rail	5V3VSUSOK
+V2_SU_MEM	2.5V Memory DDR4 power rail	5V3VSUSOK
+VDDQ_MEM	1.2V Memory DDR4 power rail	PM_SLP_S4#
+VDDQ_VTT	0.6V DDR4 Termination voltage	VDDQ_VTT_EN
+5VRUN	5V power rail (off in S3-S5)	RUND
+3VRUN	3.3V power rail (off in S3-S5)	RUND
+1_2VRUN	1.1V power rail (off in S3-S5)	PM_SLP_S3#
+1_05VRUN	1.1V power rail (off in S3-S5)	PM_SLP_S3#
+12V_FAN	12V FAN power rail for DGPU	+5VRUN
+12V_AMP	12V Audio Amp APA2619 power rail	+5VSUS
CPU/+V1.0U_VCCST	+VCCST: 1.0V Sustain power rail +VCCPLL : 1.0V PLL power rails	+1_2DIMM_PWRGD
CPU/+V1.0DX_VCCSTG	1.0V Sustain Gated power rail	VCCSTG_EN
CPU/+VCORE	0.55-1.5V Core Voltage for Processor	VR_ON
CPU/+VCCSA	1.05V system Agent power rail	
CPU/+VCCIO	0.95V IO power rail	VCCIO_EN
+19V_F	19V LTC4370 ; Dual_DC JACK	

Net Naming Conventions

<b>Suffix</b>
# = Active Low Signal
<b>Prefix</b>
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)
FB = DGPU VRAM
VIAxxx = Like Test Point, but using VIA.

PCB Footprints



POWER STATES

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S6#	+V*ALW	+V*VSUS	+V*VRUN	Clocks
S0( Full ON)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3( Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4( Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Note : WHEN AC MODE , System turn on and +V\*VSUS always keep high

MICRO-STAR INT'L CO.,LTD.

File

Platform

Size

Document Number

Rev

MS-18161

0D

Date

Tuesday, December 05, 2017




Sheet

2

of

62


CFL-H (HOST)



CFL-H (DDR4)

DDR Channel A



DDR Channel B



Part	CFL-H (DDR4)
Rev	MS-18161
Date	Monday, December 05, 2017
Sheet	4 of 82

https://vinafix.com

# CFL-H (DMI/Display)




CFL\_H\_62\_INT\_IP\_CRB\_CFLH  
refer #571391 CFL-H DG Chapter 29.1.4  
When embedded display audio is not implemented, PROC\_AUDIO\_CLK and PROC\_AUDIO\_SDI need to be terminated to GND via a weak pull-down resistor (~2k), PROC\_AUDIO\_SDO can be left unconnected.

Title			
CFL-H (DMI/Display)			
Size	Document Number	Rev	
Customer	MS-18161	0D	
Date:	Tuesday, December 05, 2017	Sheet	5 of 62

<https://vinafix.com>


(45W) Quad Core GT2  
MAX=96A



Title		CFL-H (Power1)	
Size	Customer #	Document Number	Rev
MS-18161			0D
Date	Tuesday, December 05, 2017	Sheet	6 of 62

<https://vinafix.com>








The diagram illustrates a 4-pin CPU power connector with the following pin assignments and voltage levels:


- Pin A1 (Blue):** CHA, Reverse 9.2mm, connected to SOCKET2.
- Pin B1 (Orange):** CHB, Reverse 5.2mm, connected to SOCKET1.
- Pin B0 (Orange):** CHB, Standard 5.2mm, connected to SOCKET4.
- Pin A0 (Blue):** CHA, Standard 9.2mm, connected to SOCKET3.

The diagram also shows the PCB orientation with 'Top' and 'Bottom' labels, and a 'CPU' component mounted on the PCB.





		MICRO-STAR INT'L CO.,LTD.	
Title <b>DDR4 DIMM1- A1(STD 9.2mm)</b>			
Size	Document Number <b>MS-18161</b>		Rev <b>0D</b>
Date	Tuesday, December 05, 2017	Sheet	9 of 62

# DDR4 SODIMM Channel - A Top Reverse DIMM0 (9.2 mm Height Connector)



Close to DIMM



Close to DIMM



**msi** MICRO-STAR INT'L CO.,LTD.

**DDR4 DIMM0- A0(RVS 9.2mm)**


Size: **MS-18161**

Date: **1/20/2017** Sheet: **10** of **60**



<https://vinafix.com>

[illegible][illegible]

# DDR4 SODIMM Channel - B TOP Reverse DIMM0 (5.2 mm Height Connector)





Close to DIMM




Close to DIMM



### Keyboard's USB3.0 Port-2




Functional Strap Definitions (#571182 Table 32-1)
<b>GPP_H12</b> This signal has a weak internal pull-down.
<b>SPIO_MOSI</b> This signal has an internal pull-up.
<b>SPIO_MISO</b> This signal has an internal pull-up.
<b>SPIO_I02</b> This signal has an internal pull-up.
<b>SPIO_I03</b> This signal has an internal pull-up.
<b>SPIO_CS[2:0]#</b> This signal has an internal Pull-down



U5035

can't use "  
(PN:M31-2


MX25L12873FM2I-10G-HF  
M31-2512832-M24 (GIGADEVICE)  
AVL: M31-25L6442-M24 (MXIC)  
BIOS ROM maybe change to 16MB

		<b>MICRO-STAR INT'L CO.,LTD.</b>	
<b>File</b>			
<b>PCH-2 (SPI/LPC/USB30)</b>			
<b>Size</b>	<b>Document Number</b>	<b>Rev</b>	
	<b>MS-18161</b>	<b>0D</b>	
<b>Date:</b>	<b>Tuesday, December 05, 2017</b>	<b>Sheet</b>	<b>14 of 62</b>

# PCH-H(DMI/PCIE/USB3.1)

## I/O Port Mapping

Ports Function	Other	PCIE Storage	MS-1816
USB3 #1			USB3.1 (on MB) ; USB2.0 #6
USB3 #2	SSIC #1		USB3.1 (on MB) ; USB2.0 #8
USB3 #3	SSIC #2		USB3.0 (on KB) ; USB2.0 #10 with iPad Charger
USB3 #4			USB3.0 (on KB) ; USB2.0 #11
USB3 #5			USB3.0 (on KB) ; USB2.0 #12
USB3 #6			
USB3 #7	PCIE #1	x2	GLAN
USB3 #8	PCIE #2		
USB3 #9	PCIE #3	x4	WLAN
USB3 #10	PCIE #4	Gbe	CardReader
PCIE #5	Gbe		
PCIE #6		x2	Intel Alpine Ridge
PCIE #7		x4	
PCIE #8		x2	
SATA #1	PCIE #9	Gbe	
PCIE #10		x2	M.2 PCIE SSD1 (PCIE x4)
SATA #0	PCIE #11	x4	M.2 SATA SSD (SATA #0)
PCIE #12	Gbe	x2	
SATA #0	PCIE #13	Gbe	ODD
SATA #1	PCIE #14	x4	
SATA #2	PCIE #15	x2	HDD
SATA #3	PCIE #16	x2	SATA SSD
SATA #4	PCIE #17	x2	M.2 PCIE SSD2 (PCIE x4)
SATA #5	PCIE #18	x4	M.2 SATA SSD (SATA #4)
PCIE #19		x2	
PCIE #20			
PCIE #21		x2	
PCIE #22		x2	
PCIE #23			
PCIE #24			
USB2 #5			Camera
USB2 #9			SSE
USB2 #13			BT



**MICRO-STAR INT'L CO.,LTD.**

**PCH-3 (DMI/PCIE/USB30/USB31)**

Document Number: **MS-18161**


Date: Tuesday, December 05, 2017

Sheet: 15 of 62

Rev: **0D**

<https://vinafix.com>

PCH-H(SATA/PCIE/THRM)





## PCH-H(HDA/MISC/ACPI/GPIO)






## Functional Start Definitions

#571182 Table9-1

<b>SPKR / GPP_B14</b>
The signal has a weak internal pull-down. 0 = Disable Top Swap mode. (Default)
<b>SMBALERT# / GPP_C2</b>
This signal has a weak internal pull-down. 0 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)
<b>SMBL0ALERT# / GPP_C5</b>
This signal has a weak internal pull-down. 0 = LPC is selected for EC. (Default) 1 = eSPI is selected for EC.
<b>HDA_SDO</b>
This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default)
<b>SMBL1ALERT# / PCHHOT# / GPP_B23</b>
This signal has an internal pull-down.

**#571391 DG Chapter 31.6 :RTC-Well Input Strap Requirements**

```
RSMRST# & DSW_PWROK, PCH_PWROK : PD
RTCRST#, SRTCRST#, INTRUDER# : PU
```


 MICRO-STAR INT'L CO.,LTD.

**PCH-5 (HDA/MISC/ACPI/GPIO)**


Document Number	MS-18161
-----------------	----------

Date: Tuesday, December 05, 2017 Sheet 17 of 62

## PCH-H(CNVi/UART/I2C/RSVD)





5  
PCH-H(Power)



GPIO Group Summary		
GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPBC	1.8V or 3.3V
Primary Well Group C (GPP_C)		
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPEF	1.8V or 3.3V
Primary Well Group F (GPP_F)		
Primary Well Group G (GPP_G)	VCCPGPGP_3P3 or VCCPRIM_1P8	1.8V or 3.3V
Primary Well Group H (GPP_H)	VCCPGPPHK	1.8V or 3.3V
Primary Well Group K (GPP_K)		
Primary Well Group I (GPP_I)	VCCPRIM_3P3	3.3V Only
Primary Well Group J (GPP_J)	VCCPRIM_1P8	1.8V Only
Deep Sleep Well Group (GPD)	VCCDSW_3P3	3.3V Only

# PCH-H(GND)




<https://vinafix.com>

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title	
PCH-8 (GND)	
Size	Document Number
MS-18161	Rev
0D	0D
Date:	Tuesday, December 05, 2017
Sheet	20 of 62



## MXM 3.1 Slot-1



**SLG7NT402V Turn ON**


The normal power on sequence is first VDD, with VD only being applied after VDD is > 1 V, and then ON after VD is at least 90% of final value. The normal power off sequence is the power on sequence in reverse.

If VDD and VD are turned on at the same time then it is possible that a voltage glitch will appear on VS before VDD achieves 1V which is the VT of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of VDD & VD.



Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Power Supply Voltage	-20 to 70°C	2.5	—	5.5	V
$I_{DD}$	Power Supply Current (PIN 1)	when OFF when ON, No load	—	—	1	$\mu A$
$R_{DS(ON)}$	Static Drain to Source ON Resistance	$T_A$ 25°C @ 100 mA $T_A$ 70°C @ 100 mA	—	70 8.8	100 8.5	$\mu A$ m $\Omega$
$I_{DS}$	Operating Current	$V_D = 1.0$ V to 5.5 V	—	—	4	A
$V_D$	Drain Voltage		1.0	—	$V_{DD}$	V




## x8 PEG Gen3





## MXM 3.1 Slot-2



Vinafix.com





- 0B: add +5VRUN MXMB/+3VRUN MXMB design for controlling delay timing



N11-3140030-A81




# eDP Panel & Camera



< Table5. Pin Assignment for LCD Module Connector >

Pin No.	Symbol	Description	I/O
1	NC(G SYNC)	Reserved for LCD manufacturer' s use	P
2	H GND	High Speed Ground	-
3	Lane3 N	Complement Signal Link Lane 3	O
4	Lane3 P	True Signal Link Lane 3	O
5	H GND	High Speed Ground	-
6	Lane2 N	Complement Signal Link Lane 2	O
7	Lane2 P	True Signal Link Lane 2	O
8	H GND	High Speed Ground	-
9	Lane1 N	Complement Signal Link Lane 1	O
10	Lane1 P	True Signal Link Lane 1	O
11	H GND	High Speed Ground	-
12	Lane1 0N	Complement Signal Link Lane 0	O
13	Lane1 0P	True Signal Link Lane 0	O
14	H GND	High Speed Ground	-
15	AUX CH P	True Signal Auxiliary Channel	I/O
16	AUX CH N	Complement Signal Auxiliary Channel	I/O
17	H GND	High Speed Ground	-
18	LCD VCC	5.0VDC	P
19	LCD VCC	5.0VDC	P
20	LCD VCC	5.0VDC	P
21	LCD VCC	5.0VDC	P
22	BIST	VDC LCD Panel Self Test Enable ( max2.5VDC)	-
23	LCD GND	LCD logic and driver ground	-
24	LCD GND	LCD logic and driver ground	-
25	LCD GND	LCD logic and driver ground	-
26	LCD GND	LCD logic and driver ground	-
27	HPD	HPD signal pin	I/O
28	BL GND	Backlight ground	-
29	BL GND	Backlight ground	-
30	BL GND	Backlight ground	-
31	BL GND	Backlight ground	-
32	BL ENABLE	3.3VDC from system	I/O
33	BL PWM	PWM Input	I/O
34	NC(H SYNC)	Reserved for LCD manufacturer' s use	I/O
35	NC(DBC)	Reserved for LCD manufacturer' s use	I/O
36	BL PWR	12VDC	P
37	BL PWR	12VDC	P
38	BL PWR	12VDC	P
39	BL PWR	12VDC	P
40	NC(COLOUR ENI N)	Reserved for LCD manufacturer' s use	I/O

Vinafix.com




<https://vinafix.com>

Vinafix.com






## HDMI(DP159)





P159	NC
S181	Stuff

## HDMI connector


An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.  
HPD\_SNK Internal PD 150kohm





### HPD Level Shift 5V to 3V for Debug Card






## EMI Close Connector



## DP 1.2 Redriver (SN75DP130)



The preset trip limit must not exceed 3A at the Upstream device connector DP\_PWR pin and 1.5A at the Downstream device connector DP\_PWR pin.




<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
<b>DP 1.2 (SN75DP130)</b>	
Doc#	MS-18161
Date	Tuesday, December 05, 2017




# Thunderbolt DVT QS Sample

MXM's DPB

AC coupling cap. require 0201 size




NOTE:  
1) BNC: DDC data - connect to 20V PWR only if BNC is connected and support HDMI (a/HDMI or DP++ connector). Otherwise use the 100V P.D.  
2) BNC1: DDC data - connect to 100V P.D. if BNC1 support HDMI, connect as SMA2\_C01 to GPU and/or appropriate AUX/ODC demux control.  
3) BNC1: DDC data - connect to 100V P.D.



Vinafix.com




<https://vinafix.com>



<https://vinafix.com>

Vinafix.com

ALC1220	AZ_GPIO3_DSD
PCM	H
Native DSD	L
DOP DSD	L



<b>msi</b>		<b>MICRO-STAR INT'L CO.,LTD.</b>	
File			
<b>Audio(ALC1220)</b>			
Size	Document Number		Rev
Custom	<b>MS-18161</b>		00
Date:	Tuesday, December 05, 2017	Sheet	29 of 62

# Audio Amplifier/Woofers


03/02 C735 change to C11-1052613-802 04/07 1.0 C795,C777 change to C71-1502510-803

03/20 R194 change to 470k, R195 change to 100k

RSB3D  
Active low to shutdown AMP (L= shutdown ; R= normal)

I2C address selection (L= 0x20H ; R= 0x22H)

Speaker  
Conn



10/11 DC Adding / 1815 speaker

Vinafix.com

<https://vinafix.com>

04/07 1.0 C856,C797 change to C71-150251G-803

Woofer SPEC=3.8ohm / normal 3W,Max 4w  
Woofer VRMS=3.38V  
P=3.38x3.38 / 3.8ohm=3W

POBUD  
Active low to shutdown AMP (L= shutdown ; H= normal)



I2C address selection (L= 0x20H ; H= 0x22H)









## LAN (E2500)




 <b>MICRO-STAR INT'L CO.,LTD.</b>	
Title	
<b>GIGA LAN(Killer E2500)</b>	
Size	Document Number
Custom	<b>MS-18161</b>
Date:	Tuesday, December 05, 2017 3:44 of 62


## M.2 PCIE\_SSD2 (PCIEx4)




## M.2 PCIE\_SSD1 (PCIEx4)




## M.2 SSD1 (SATA)




## ODD Redriver




## LID



## A Side LED




## HDD Redriver




msi MICRO-STAR INT'L CO.,LTD.	
File#	ODD,HDD Redriver/LID
Size#	MS-18161
Date:	Tuesday, December 05, 2017
Sheet:	36 of 62

<https://vinafix.com>

# WLAN/BT




		MICRO-STAR INT'L CO.,LTD.	
Title			
WLAN/BT			
Size	Document Number		Rev
	MS-18161		0D
Date:	Tuesday, December 05, 2017	Sheet	37 of 62



## USB


1PIN=0.5A



N5C-60M0110-P01


## HDD (Gen3)

1.0: change connector




N5Q-10F0030-A81

## ODD (Gen3)




N5C-20F0200-A81

## Audio / LED



```
1.0: remove EEPROM
```


0B:  
modify from MXMEDPA to MXMEDPD




Symbol	Min.	Max.	Unit
T1	1		ms
T2	1		ms
T3	2		ms
T4	0	80	ms



## Battery Select




## Battery Charger




# System Power

OCP 18A  
MAX 14A


OCP 22A  
MAX 18A




**+1\_05VSUS**



**+1\_8VSUS**




## +1.1V RUN




Title									
<b>+1 05VSUS/+1 8VSUS/+1.1VRUN</b>									
Size		Document Number						Rev	
Custom		<b>MS-18161</b>						<b>00</b>	
Date:		Tuesday, December 05, 2017		Sheet		43		of 62	



**+V2\_5U\_MEM (DDR4/V<sub>pp</sub> : 2.5V)**



### +VDDQ\_MEM(1.2V) & +VDDQ\_VTT(0.6V)



VPP and VDDQ power sequence must meet below two spec:

(1)DDR4 Power Sequence Control - Ref #543611 DG Table40-5 tCPU03 Spec.

**Table 40-5. Platform Sequencing Timing Parameters (Sheet 1 of 5)**

Label	Required By	Controlled By	Min.	Max.	Units	Note #	Description
tCPU03	CPU	PLT		25	ms	26	VDDQ ramping and stable before VCCST stable


(2)  $V_{PP} > V_{DDQ}$  ; DDR4 Spec :  $V_{PP}$  must be greater than or equal to  $V_{DD}$  at all times.

DRAM_SW2	DRAM_SW1	Voltage
1	1	1.35V
1	0	1.30V
0	1	1.25V
0	0	1.20V




# Coffee lake H-line

## 45W IA Core




CPU +Vcore Power			
Doc	MS-18161	Rev	0D
Date	Tuesday, December 05, 2017	Sheet	47 of 82

# Skylake H-line 42 45W SA Core & VCCIO



## CPU Core Power VCCIO 0.95V



## VCCIO\_EN

Ref #546884 DG Figure 40-4 Notes 14  
VCCIO, VCCSA must ramp after VccST, VCCSTG, and VDDQ have completed their ramps.






Table 40-5. Platform Sequencing Timing Parameters (Sheet 1 of 5)

Label	Required By	Controlled By	Min.	Max.	Units	Note #	Description
tCPU05	CPU	PLT	100		ns		VDDQ ramping and stable before VCCSA/ VCCIO ramps.
tCPU06	CPU	PLT	100		ns	27	VCCST ramping and stable before VCCSA/ VCCIO ramps.



# EMI Cap



2017/11/27 Add EMI CAP


msi MICRO-STAR INT'L CO.,LTD.			
Title	EMI Capacitor		
Size	Document Number	Rev	
	MS-18161	0D	
Date:	Tuesday, December 05, 2017	Sheet	49 of 62

<https://vinafix.com>


# Impedance

## Impedance Connector No PN


50 ohm



42 ohm





40 ohm





35 ohm





90 ohm





88 ohm





85 ohm



80 ohm




75 ohm




Title			
Impedance			
Size	Document Number	Rev	
Customer	MS-18161	0D	
Date	Tuesday, December 05, 2017	Sheet	50 of 62

## Screw Hole



## CPU Hole




## PCH HEATSINK




E31-0403231-TA9

## Audio Stand Off\*3



## SSD Stand Off



## MXM Slot-1 Stand Off




## MXM Slot-2 Stand Off



## Hole



## EMI Spring



## WLAN Stand off




PD0-181610D-H73  
(指 痴缺)  
PD0-181610D-T53 胶供

## MP stage to stuff



## ODD Stand off



## USB (MB) Gasket



E2Y-X013211-CA7

## HDMI Gasket



E2Y-X027011-CA7

## RJ45 Mylar



E2P-8123221-G40

## DP Gasket




E2Y-X007911-CA7

## Type C Gasket




E2Y-X011311-CA7




<https://vinafix.com>

## [A]Card Reader (RTS5250)




# [B]TP L/R Key

## Touch Pad FFC






Pin Number	Pin Name	Description
1	VDD	TouchPad Power Supply Current
2	CLK	Clock
3	DAT	Data
4	GND	Ground
5	LEFT	Left Button Switch
6	RIGHT	Right Button Switch

## TP/Launch FFC




## TP L/R Key



PD0-1816B0D-H73  
PD0-1816B0D-T53

## TP Mylar




E2P-8122721-G40

<b>msi</b> MICRO-STAR INT'L CO.,LTD.	
Title	[B]TP L/R Key
Size	Document Number
Date	MS-18161
Rev	0D

Tuesday, December 05, 2017 Sheet 53 of 62


# [C]Launch Board

## LED




## Function KEY


### Power Key




### Cooler Boost SW




### Define Panel Backlight SW




## FFC



## TP/Launch FFC



## LED FPC



HC2  
GND\_C  
H\_R217091\_N  
X\_H\_R217091\_N




HC1  
GND\_C  
H\_R217091\_N  
X\_H\_R217091\_N



PD0-1816C0D-H73  
PD0-1816C0D-T53

msi MICRO-STAR INT'L CO.,LTD.			
File	[C]Launch Board		
Size	Document Number	Rev	0D
MS-18161			
Date	Version	December 05, 2017	Sheet 54 of 62

# [D]ODD & CONN




GND\_D  
H\_R177D91\_N  
X\_H\_R177D91\_N




GND\_D  
H\_R177D91\_N  
X\_H\_R177D91\_N

Vinafix.com



PD0-1816D0D-H73  
PD0-1816D0D-T53







**msi** MICRO-STAR INT'L CO.,LTD.

Title		
[D]ODD & CONN		
Size	Document Number	Rev
	MS-1816D	0D
Date:	Tuesday, December 05, 2017	Sheet 55 of 62

<https://vinafix.com>

# [E]HiFi Audio CONN/Headphone




Title			
[E]HiFi Audio CONN/Headphone			
Size	Document Number		Rev
A	MS-18161		0D
Date:	Tuesday, December 05, 2017	Sheet	56 of 62

<https://vinafix.com>




## [F]Adapter Current Balance



Ref #546884 Chapter40  
Figure 40-1. SKL H Flow Diagram for SYS\_PWROK/PCH\_PWROK Generation


# MS-1816 : CFL-H Mobile Power ON Sequence G3 to

SO  
MS-1816 Chapter 40  
Figure 40-4, SKL-S Timing Diagram for G3 to S0 (Non-Deep Sx Platform)  
Table 40-5, Platform Sequencing Timing Parameters




MS-1816 : CFL-H Mobile Power Down Sequence S0 to S5


Ref: 43611 Chapter40  
Figure 40-6. SKL-S Timing Diagram for S0 to G3 [Non-Deep  
Sx Platform]  
Table 40-5. Platform Sequencing Timing Parameters



S0 to G3



# MS-1816 Power Delivery Chart



ver: 0A  
1.2017/08/22 Page13 change R59 From 1M ohm to 220K ohm

- ver: 0B
- 1.2017/08/23 Page18 Adding to CNV\_BR1\_DT & CNV\_RGI\_DT net R741 4.7K & R742 20K Pull-up
  - 2.2017/08/23 Page19 Adding to Power NET VCCPHVLDQ\_1P8
  - 3.2017/08/23 Page30 Change U21.12 pin to I2S\_OUT2 NET
  - 4.2017/08/23 Page31 Change U29.12 pin to I2S\_OUT2 NET
  - 5.2017/08/23 Page38 Change BTB1.15 pin to I2S\_OUT1 NET
  - 6.2017/08/24 Page36 Adding to ODD Redriver IC
  - 7.2017/08/24 Page39 Adding to ODD Connector
  - 8.2017/08/24 Page55 Adding to ODD Function Board
  - 9.2017/08/24 Page13 Adding to TBT\_CLKREQ\_N Net Pull-up 10K R748 to +3VSUS.
  - 10.2017/08/24 Page51 Change MXM\_H8 footprint H\_R236D118\_1\_N to H\_R276D118\_N
  - 11.2017/08/24 Page51 Change ODD\_H1 footprint HOLES\_R177D91 to HOLES\_R177D91\_N
  - 12.2017/08/24 Page51 Change ODD\_H2 footprint HOLES\_R177D91 to HOLES\_R177D91\_N
  - 13.2017/08/24 Page55 Change HD1 footprint H\_R177D91 to H\_R177D91\_N
  - 14.2017/08/24 Page55 Change HD2 footprint H\_R177D91 to H\_R177D91\_N
  - 15.2017/08/24 Page21 U34\_123 Pin Change NET\_AZ\_GPIO3\_DSD to AZ\_GPIO4\_PCM
  - 16.2017/08/24 Page29 U22\_56 Pin Change NET\_AZ\_GPIO3\_DSD to AZ\_GPIO4\_PCM
  - 17.2017/08/24 Page51 CPU BRAKET CHANGE PART 307-8160111-A89
  - 18.2017/08/24 All of PCBA change to 0B
  - 19.2017/08/25 Page 19 Adding to R749 0 ohm for PCH Power 1.24V
  - 20.2017/08/25 Page 50 Delete \_J44 ; J34 ; J33 ; J9 ; J41 Impedence
  - 21.2017/08/28 PU15, PR140, PC154, PC153 Stuff
  - 22.2017/08/28 change U3.1 redriver DC Gain setting

- ver: 0C
- 1.2017/10/06 Page16 Change ODD SATA\_1B to SATA\_0B
  - 2.2017/10/06 Page10 Change C781 0.1uF to un\_stuff
  - 3.2017/10/06 Page27 Change R169 100K/2 to un\_stuff
  - 3.2017/10/06 Page21 Adding to U34 P112 (EC/ENE9028) LED\_SSE Net
  - 4.2017/10/06 Page21 AC\_PRESENT NET Adding to R750 up HIGH 100K/4 ohm
  - 5.2017/10/06 Page21 U34.P36 Adding to EC\_ALLSYSPG NET
  - 6.2017/10/06 Page17 PCH\_PWROK function adding to R751 & R752 & R753 & R754 0 ohm For power sequence
  - 7.2017/10/06 Page26 Change SPEC DP1.4 to DP1.2
  - 8.2017/10/11 Page14 Adding U32.AN37 DGPU\_PWR\_EN For GC-off PCH
  - 9.2017/10/11 Page14 Adding R766 For DGPU\_PWR\_EN NET Pull\_low
  - 10.2017/10/11 Page14 Change TBT\_FORCE\_PWR NET to u32.Y47 GPP\_K16 GPIO FOLLOW 16K5
  - 11.2017/10/11 Page14 Adding to R777 0\_ohm for TBT\_FORCE\_PWR NET
  - 12.2017/10/11 Page14 Change BT\_CIO\_PLUG\_EVENT\_N NET to U32.Y46 GPP\_K12 GPIO FOLLOW 16K5
  - 14.2017/10/11 Page14 Adding to R776 0\_ohm for BT\_CIO\_PLUG\_EVENT\_N NET
  - 16.2017/10/11 Page16 Adding U32.V48 HDMI\_HP\_DET NET For GC-off PCH
  - 15.2017/10/11 Page16 Adding to R774 0\_ohm for HDMI\_HP\_DET net un\_stuff
  - 16.2017/10/11 Page16 Adding U32.U47 MXMDPB\_HPD NET For GC-off PCH
  - 17.2017/10/11 Page16 Adding to R778 0\_ohm for MXMDPB\_HPD net un\_stuff
  - 18.2017/10/11 Page16 Adding U32.R46 DP\_HPD NET For GC-off PCH
  - 19.2017/10/11 Page16 Adding to R771 0\_ohm for DP\_HPD net un\_stuff
  - 20.2017/10/11 Page18 Adding U32.AU26 MXM\_PWROK\_R NET For GC-off PCH
  - 21.2017/10/11 Page18 Adding u32.AT49 DGPU\_HOLD\_RST# NET For GC\_OFF PCH
  - 22.2017/10/11 Page21 Adding R773 0\_ohm for GC\_OFF
  - 23.2017/10/11 Page21 Adding R775 0\_ohm for GC\_OFF
  - 24.2017/10/11 Page22 Adding R768 0\_ohm for GC\_OFF un\_stuff
  - 25.2017/10/11 Page22 Adding R767 0\_ohm for GC\_OFF stuff
  - 26.2017/10/11 Page22 Adding R764 0\_ohm for GC\_OFF un\_stuff
  - 27.2017/10/11 Page22 Adding R765 0\_ohm for GC\_OFF un\_stuff
  - 28.2017/10/11 Page14 Modify U32.AL37 to GND
  - 29.2017/10/12 Page43 PR164 36K to 27.4K for change OCP
  - 30.2017/10/12 Page44 PC196, PC65, PC190 4700P to 680P for change output transient response
  - 31.2017/10/12 Page46 change
    - PC38 480R to 1K
    - PR41 2.21K to 2.55K
    - PR31 48.9K to 47K
    - PR19 165K to 168K
    - PC20 15P to 100P
    - PC17 220P to 470P
    - PC8 560P to 680P
    - PU1 NCP81215 to NCP81205F
  - 32.2017/10/13 Page23 edp port adding MUX -IC T1 HD35S213 Differential Switch
  - 33.2017/10/13 Page30 Co-layout Speaker adding R784 & R785 0R ohm/0805
  - 34.2017/10/16 Page23 shift eDP & LVDS lane with AUX IC
  - 35.2017/10/16 Page26 delet EL1, EL2, EL3, EL4
  - 36.2017/10/18 Page23 add C832

- ver: 0C
- 37.2017/10/19 C74, C648 un-stuff for nV required
  - 38.2017/10/19 R76, R763 stuff for nV required
  - 39.2017/10/19 GPU\_EVENT#\_2 conn to PCH for nV required
  - 40.2017/10/20 add R786 un-stuff for rework
  - 41.2017/10/20 10/19 R764 of-stuff/U25 stuff
  - 42.2017/10/25 EC5, EC14, EC9, EC52, EC51, C54 stuff for EMI
  - 43.2017/10/25 add EC90, EC91 stuff for EMI
  - 44.2017/11/13 ALC1220 update to VB2

- ver: 0D
- 1.2017/10/30 Page 32 USB3.1 GEN2 Change to Re-Timer IC.
  - 2.2017/10/30 Page 21 USB3.1 Re-Timer IC SM BUS LINK to EC.
  - 3.2017/10/30 Page 30 & Page 31 Audio Amp I2S Bus Change to CT5302 IC
  - 4.2017/11/15 Page 32 EQB\_1 Pu-High 1.8V
  - 5.2017/11/20 Page 32 add C1260, C1261, C1262
  - 6.2017/11/24 Page 32 PR268 Change to 30K1%
  - 7.2017/11/24 Page 32 PR267 Change to 24K1%
  - 8.2017/11/24 Change Net GPU\_EVENT#\_2 From Page 17 U32.Aw29 to Page18 U32.BB26
  - 9.2017/11/27 Page 49 Adding to EMI CAP EC92 & EC93 0.1uF\_0402
  - 10.2017/11/28 Page 17 Change BAT2 RTC Battery to D06-0103301-D73
  - 11.2017/12/05 Adding to GC-off Function

1816-0D	PCH	EC	
DGPU_PWR_EN	R768 stuff	R767 un-stuff	MXM_A ; Page 22
DGPU_PWR_EN	R770 stuff	R769 un-stuff	MXM_B ; Page 23
MXM_PWROK_R	R765 stuff	R320 un-stuff	Page 22
DGPU_HOLD_RST#	R764 ; R786 stuff	R763 ; R309 un-stuff	Page 22
DP_HPD	R771 stuff	R773 un-stuff	DP; Page 16 & 21
MXMDPB_HPD	R778 stuff		AR; Page 16
HDMI_HP_DET	R774 stuff	R775 un-stuff	HDMI ; Page 16 & 21

<https://vinafix.com>

		MICRO-STAR INT'L CO.,LTD.	
File			
EMI/Modified List		Rev	
C		0D	
MS-18161			
Date		Issued	
Tuesday, December 05, 2017		Sheet 02 of 02	